top of page
Hardware-in-the-loop High-voltage Direct-current (HVDC) Cybersecurity Testbed

using Real Time Digital Simulator (RTDS) and STM32F429-based Cyber-attack Prototype

Open-source Cybersecurity Testbed for Voltage-source-converter (VSC) HVDC Systems

using MATLAB/Simulink                              

 

Jiazuo Hou, Hanchen Deng, Xuan Gong, Jimmy Chih-Hsien Peng

​

This example shows a cybersecurity testbed for VSC HVDC transmission system (+/- 60 kV, 1 kA), indicating the small-attack-high-impact phenomenon, where a small perturbation of cyber-attack on HVDC measurement leads to rapid power/current reversal or zero power/current.

​

To the best knowledge of authors, this example, for the first time, presents an open-source VSC HVDC system with a three-layer hierarchical control that suffers from small-attack-high-impact phenomena.

​

This example is designed to provide insights for cyber defenders of VSC HVDC systems and for academic purpose only. All rights reserved.

image.png

Open-source Cybersecurity Testbed for Current-source-converter (CSC) HVDC Systems

using MATLAB/Simulink                             

 

Jiazuo Hou, Hanchen Deng, Xuan Gong, Jimmy Chih-Hsien Peng

​

This example shows a cybersecurity testbed for CSC HVDC transmission system (60 kV, 1 kA), indicating the tiny-attack-high-impact phenomenon, where a small perturbation of cyber-attack on HVDC measurement leads to rapid power/voltage reversal.

​

To the best knowledge of authors, this example, for the first time, presents an open-source CSC HVDC system with a three-layer hierarchical control that suffers from tiny-attack-high-impact phenomena.

​

This example is designed to provide insights for cyber defenders of CSC HVDC systems and for academic purpose only. All rights reserved.

image.png
Logo.png

© 2024 by Power Engineering Laboratory

bottom of page